

S7CAS-PLEIADES-CARTE-MERE

Pleiades

01

Revision 1.00

Date : 13/01/2026


Revision history	

Package size conversion	
Metric	Imperial
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512



Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group		Revision		
11x17	01		1.00		
Date	13/01/2026		Sheet	1 of	16
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_TITLE.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		

CLOCK




-Quand tu es en LVDS faut que branche le SEC à une résistance (CLOCK BUFFER - CLOCKING DESIGN GUIDELINES - UNUSED PINS.pdf)

Sheet Name			CLOCK		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group			Revision	
11x17	01			1.00	
Date	13/01/2026		Sheet	2	of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_CLOCK.SchDoc				Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

ALIMENTATION

24V



METTRE +24V APRÈS LES PROTECTIONS

+24V

1V8

DIG_1V8 CLK_1V8 VCCO_4

1V5

VCC1V5 VCCO_3

3V3

3V3 ANA_3V3 VCCO_0 VCCO_2 VCCO_1


1V2

1V2

5V

5V -5V

LEDS 24V



24V - 1.8V = 22.2V
22.2V / 20mA = 11100 Ohms


VCCO_3 à 1.5V pour le DDR3

VCCO_4 à 1V8 pour le control du DAC et ADC

Pas oublier les PGOOD et EN pour l'alimentation du DDR3

Dans guide étudiant ça dit de mettre surtension et inversion de polarité comme sécurité dans les branchement 24V


Faut que Programme B soit fermer jusqu'à la fin. Il faut que la PROG soient alimenter avant le FPGA
FPGA doit attendre que le prom soit ouverte avant que ce soit ok (genre attendre que les PGOOD soient tous correct)




TPS7A4701RGWR

Sheet Name		ALIM	
Project Title		S7CAS-PLEIADES-CARTE-MERE	
Global Project		Pleiades	
Size	Group	Revision	
11x17	01	1.00	
Date	13/01/2026	Sheet	3 of 16
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_ALIM.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

ETHERNET ALIMENTATION




ETHERNET - PHY - KSZ8091MNXCA.pdf




- Isolation du ETHERNET 1.5kV
- Ajout d'un condensateur de 1.5kV
- Ligne de transmission de 50R

ISO




CONNECTEUR




Pin #	Wire Color Legend	Signal
1	 White/Green	TX+
2	 Green	TX-
3	 White/Orange	RX+
4	 Blue	TRD2+
5	 White/Blue	TRD2-
6	 Orange	RX-
7	 White/Brown	TR53+
8	 Brown	TRD3-

ESD






OSCILLI




Sheet Name			ETHERNET		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group		Revision		
11x17		01	1.00		
Date	13/01/2026	Sheet	4	of	16
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_ETHERNET.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		

CNA (DAC)




-Ajouter les condensateurs

-200mbit/s en DDR LVDS
-Toute les données vont sur la BANK 1
-Toute le control sur bank 4




Legend	Tolerance	Part Number	Cap.	V _{DC} *	Dielectric	Qty.	Bias (V)	Amb. (°C)	Add	Remove	
-			Combined	4.3 uF	10	X7R	1	0	25		X
■	10%	C0402C471K8RACAUTO	470 pF	10	X7R	3	0	25	+	X	
+	10%	C0402C683K8RAC	68 nF	10	X7R	3	0	25	+	X	
◆	10%	C0805C475K8RAC	4.7 uF	10	X7R	1	0	25	+	X	




Sheet Name			CNA		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group				Revision
11x17	01				1.00
Date		13/01/2026		Sheet	5 of 16
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_CNA.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		

FPGA



ANALYSER LES COURANTS POUR LE VTT
AJUSTER LES CONDENSATEURS

ALIM DDR3




-Ligne de transmission de 40R
-Resistance parallèle sur la ligne de transmission de 40.2Ohms
-Clock en pair différentiel 80R


Sortie PGOOD?
EN?

ACT	33.4 mW
RD	21.0 mW
WR	23.4 mW
READ I/O	32.7 mW
Write ODT	136.1 mW
Total RD/WR/Term Power	213.2 mW
ACT_STBY	14.9 mW
PRE_STBY	3.1 mW
ACT_PDN	2.9 mW
PRE_PDN	0.7 mW
REF	4.2 mW
Total Background Power	25.8 mW
Total DDR3 SDRAM Power	272.3 mW
TERM 2nd rank	0.0 mW

Sheet Name		DDR3	
Project Title		S7CAS-PLEIADES-CARTE-MERE	
Global Project		Pleiades	
Size	Group	Revision	
11x17	01	1.00	
Date	13/01/2026	Sheet	7 of 16
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_DDR3.SchDoc		Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	




- Tous sur la BANK1
- ISENS = $1.65 / (8 \times 1,9A) = 0,108 \text{ Ohms}$



Sheet Name			MOTORS		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group		Revision		
11x17	01		1.00		
Date	13/01/2026		Sheet	8	of 16
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_MOTORS.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		


RESET

3.3V / 10 000 Ohms = 0.33 mA
SENSE on décide la tension
Quand ca voit 0.4V SENSE ca attends 300ms avant de relacher reset




LEDS DEBUG


3.3V - 1.8V = 1.5V
1.5V / 2mA = 750 Ohms
FGPA peut jusqu'à 27 mA



BUTTON 1




BUTTON 2



Sheet Name			IO		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group	Revision			
11x17	01	1.00			
Date	13/01/2026	Sheet	9	of	16
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_IO.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		


FPGA




IO CAN est LVDS donc il faut DIFF_TERM = "TRUE"

- LVDS seulement sur BANK0 et BANK2
- Toute les CAN et CNA sont mit sur cette BANK


Sheet Name			FPGA - BANK 0		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group			Revision	
11x17	01			1.00	
Date	13/01/2026		Sheet	10	of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK0.SchDoc				Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

[illegible][illegible][illegible]


FPGA




USB



FLASH




Sheet Name			FPGA - BANK 2		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group		Revision		
11x17	01		1.00		
Date	13/01/2026		Sheet	12	of 16
Filename			Designers		
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK2.SchDoc			Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard		



FPGA

-Toute le controle du CNA et CAN sont sur cette BANK
-Leur tension n'est pas la même que celle de leur données



Sheet Name			FPGA - BANK 4		
Project Title			S7CAS-PLEIADES-CARTE-MERE		
Global Project			Pleiades		
Size	Group			Revision	
11x17	01			1.00	
Date	13/01/2026		Sheet	14	of 16
Filename				Designers	
S7CAS-PLEIADES-CARTE-MERE_P01_FPGA-BANK4.SchDoc				Mathieu Desautels (DESM1210) Mathys Plante (PLAM1001) Jonathan Bouchard	

